NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_39

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_39

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_DATA15 of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: FLEXPWM2_PWMB00 of instance: flexpwm2

2 (ALT2): Select mux mode: ALT2 mux port: LPUART5_RX of instance: lpuart5

3 (ALT3): Select mux mode: ALT3 mux port: USB_OTG1_OC of instance: usb

4 (ALT4): Select mux mode: ALT4 mux port: WDOG1_B of instance: wdog1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO3_IO07 of instance: gpio3

6 (ALT6): Select mux mode: ALT6 mux port: ENET_TX_ER of instance: enet

7 (ALT7): Select mux mode: ALT7 mux port: GPT1_CLK of instance: gpt1

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_39

Links

() ()